An effective heat dissipation of uncooled 400-Gbps (16×25-Gbps) form-factor pluggable (CDFP) optical transceiver module employing chip-on-board multimode 25-Gbps vertical-surface-emittinglaser (VCSEL) and 25-Gbps photodiode (PD) arrays mounted on a brass metal core embedded within a printed circuit board (PCB) is proposed and demonstrated. This new scheme of the hollow PCB filling with thermally-dissipated brass metal core was simulated and used for high temperature and long term stability operation of the proposed 400-Gbps CDFP transceiver. During one-hour testing, a redshift of central wavelength by 0.4-nm corresponding temperature increment of 6.7 °C was observed with the brass core assisted cooler module. Such a temperature change was significantly lower than that of 28.3 °C for the optical transceiver driven with conventional circuit board. After 100-m distance transmission over a multimode fiber (OM4), the 400-Gbps CDFP transceiver exhibited dispersion penalty of 2.6-dB, power budget of ≧ 3-dB, link loss of ≦ 0.63-dB, mask margin of 20%, and bit error rate (BER) of <10 −12 with maintained stability more than one hour. The developed 400-Gbps CDFP transceiver module employing low-power consumption VCSEL and PD arrays, effective coupling lens arrays, and well thermal-dissipation brass metal core is suitable for use in the low-cost and highperformance data center applications.
Scientific RepoRts | 7:46608 | DOI: 10.1038/srep46608 at 85 °C 25 . Kuchta et al. demonstrated a directly modulated 850-nm VCSEL based optical link achieving 64-Gbps over 57-m in OM4 fiber 30 . In 2015, the same group employed an equalizer incorporated driver/receiver circuit to perform 50-Gbps transmission with VCSEL at 30-90 °C 27 . Furthermore, Szczerba et al. used a similar device to implement 56-Gbps 8-pulse-amplitude-modulation (PAM) transmission over 50-m-long multimode fiber (MMF) 31 . The diving IC and feed-forward equalization enabled the 850-nm multimode VCSEL for 71-Gbps on-off-keying (OOK) transmission 35 , and the 54-Gbps link over 2.2-km MMF had successfully approached 36 . For data-center application, the integrated VCSEL array could be operated for > 100-Gbps applications [37] [38] [39] [40] [41] [42] [43] [44] [45] [46] [47] [48] . Parallel interconnects of 25-Gbps multimode VCSELs in combination with parallel ribbon multimode fiber have offered a clear path on connecting the data center networks at up to 400-Gbps or more data rate transmission potentially. In early 2004, Kuchta et al. employed a GaAs VCSEL array to propose a 120-Gbps optical link through a 316-m-long MMF channel 38 . In 2008, Schow et al. used a 24-channel 850-nm optical transceiver with CMOS-based driver to achieve a 300-Gbps aggregated bi-directional data rate 39 . In 2011, the same group employed polymer waveguide integrated printed circuit board (PCB) to demonstrate a 225-Gbps bidirectional optical link with 15 channels at 15-Gbps 40 . In 2013, Ghiasi et al. investigated the feasibility and limitation of 850-nm VCSELs based 100-GbE applications with 4 × 26-GBd signaling, in which the traditional feed-forward and decision-feedback equalizers were used to overcome optical and electrical channel impairments 43 . In 2015, Westbergh et al. proposed 2-D six-channel 850-nm VCSEL arrays to achieve 40-Gbps error-free transmission at 85 °C, which enabled an aggregate capacity of 240-Gbps over a single multicore fiber 42 . A 28-Gbps × 24-channel clock-and-data recovery (CDR) integrated VCSEL optical transceiver module with a data rate density of 1344 Gbps/inch 2 operated under relatively low link power was also proposed by Nagashima et al. 45 . In addition, Tsunoda et al. also developed a high-density multi-rate VCSEL transceiver with CDRs to suppress the jitter of optical link for approaching a 24 to 34-Gbps × 4 interconnect 46 . However, the operating environment for the optical components in data center may possibly reach high temperature without cooling package, as the density of bandwidth and parallel interconnect amount of the optical components and driver chips increase dramatically. Furthermore, the serial speed of the optical links is also increased by at least of a factor of 2 with each new generation. Therefore, the demonstration of optical links error-free running at temperatures beyond the expected operating range is one of the important steps toward commercial viability in data center applications. Despite numerous studies of thermal management in data center applications 49, 50 , limited information is available on thermal management for optical components, such as optical transceiver module used in data center. In conventional optical transceiver modules, the thermal managements have been comprehensively investigated for optimizing the cooling and thermal dissipation of opto-electronic device package. Chen et al. 51 , Liu et al. 52 and Mutig et al. 53 reported device-level investigations on the thermal characteristics of the VCSEL. The thermal resistance of an integrated VCSEL array on PCB was studied by Lee et al. 54 , Pu et al. 55 , Krishnamoorthy et al. 56 , and Choi et al. 57 . Later on, versatile cooling and heat dissipation schemes within the module package were represent by Hino et al. 58 , Brusberg et al. 59 , Romero et al. 60 , Doany et al. 61 , and Uemura et al. 62 . Except the thermal stabilization on the VCSEL packed in the optical transceiver modules, the laser diode driver, the trans-impedance amplifier, and the CDR circuit chips are also the heat sources in addition to opto-electronic devices. In view of previous solutions, it is easily observed that a smart design with compact and high-efficient cooling capability is mandatory for the 400 G transceiver PCB with dense power devices. When considering the efficient thermal dissipation, a brass block embedded within the PCB of module for mounting both the circuit chips and opto-electronic devices can serve as a superior heatsink applicable to commercial optical transceivers for improving transmission performance.
In this study, we propose a novel scheme of thermoelectrically separated PCB with superior heat dissipation ability to maintain the temperature stability of the VCSEL/PD and its driver circuit for demonstrating an uncooled error-free 400-Gbps (16× 25-Gbps) form-factor pluggable (CDFP) optical transceiver module. To deal with the thermal dissipation for long-term stability during operation, the PCB under the driver IC is excavated to fill up a brass block for thermoelectrically separated heat dissipation of the 400-Gbps CDFP transceiver, which significantly cools down the driver ICs and nearby PCB with a compact thermoelectric separation brass mesa. The numerical simulation on the temperature distribution contour with or without the brass block based thermoelectric separator is demonstrated to present the cooling performance of the 400-Gbps CDFP optical transceiver module. This excellent thermal dissipation with brass block embedded in the PCB of the proposed 400-Gbps transceiver module is experimentally performed even under high temperature and long-term operation. The design principle and analytic results of the 400-Gbps CDFP transceiver module are discussed in detail to support the transmitted data quality at back-to-back (BTB) and 100-m OM4 multimode fiber (MMF) transmission cases. Such unique design of the thermoelectrically separated 400-Gbps CDFP optical transceiver reveals an ultra-stable heat dissipation at relatively low temperature with uncooled PCB design to provide a crosstalk-free optical link for intra-data-center applications.
Results
In experiment, the employed 400-Gbps CDFP transceiver module consists of 16-channel VCSEL transmitters and p-i-n PD receivers (on both upper and lower PCBs), in which all channels enable 28-Gbps data rate to provide total data rate of 400-Gbps, as shown in Fig. 1(a) . To verify the ability of the proposed thermoelectric separation structure, a conventional 100-Gbps transceiver with single PCB design is employed with its driver IC chip bond region excavated to fill up the brass block, as shown in Fig. 1(b) . When the operating bias current of the VCSEL is set at 7 mA, the top-and bottom-side temperature distributions of the 100-Gbps optical transceiver with and without thermoelectric separation are simulated by using the SolidWorks software, as shown in Fig. 2 . During simulation on temperature distribution, the thermal effect of micro-control unit (MCU) and other components on the driving circuit are ignored, as the temperature variation of whole PCB is mainly predominated by the driver IC chip. With the aid of brass block based metal heatsink, the 100-Gbps optical transceiver is able Scientific RepoRts | 7:46608 | DOI: 10.1038/srep46608 to stabilize its temperature at < 35.7 °C, which is significantly lower than that at < 60.1 °C for the case without the brass block based metal heatsink. Since the metal heatsink is placed at the bottom side of the 100-Gbps transceiver, the bottom PCB surface temperature is relatively lower than the top PCB surface. The temperature differences between top and bottom PCB surfaces for the 100-Gbps transceiver with and without thermoelectric separation are < 0.3 °C (T top : 35.7 °C and T bottom : 35.4 °C) and < 3.4 °C (T top : 60 °C and T bottom : 56.6 °C), respectively. When considering a typical operating power of 1.6 W for the 100-Gbps transceiver, the corresponding thermal resistances of 0.19 °C/W and 2.1 °C/W are observed, respectively for the case with and without thermoelectric separation, and a distinct reduction of the thermal resistance by more than one order of magnitude can be obtained with the brass block aided heatsink.
As a result, the measured top-and bottom-side thermal images of the 100-Gbps optical transceiver without and with thermoelectric separation is shown in Fig. 3(a) , indicating that the bottom PCB surface temperatures without and with the brass block based metal heatsink are 47 °C and 37 °C, respectively. In addition, the measured temperature of surrounding areas is higher than that of intermediate region when all components on the driving circuit are under normal operation. Obviously, the use of with brass block based metal heatsink has already revealed better temperature stabilization than the case without embedded brass block. This result shows a good agreement with the numerical simulation. The significant deviation on the obtained optical spectra of the 100-Gbps transceiver with and without thermoelectric separation is shown in Fig. 3(b) . Note that the temperature-stabilized 100-Gbps transceiver only red-shifts its central wavelength by 0.4-nm after one hour. When considering that the temperature dependent wavelength red-shift is 0.06 nm/°C for a typical VCSEL, such a wavelength red-shift corresponds to a related temperature change of 6.7 °C during one-hour operation. For comparison, a significantly enlarged wavelength red-shift of up to 1.7-nm is observed for the case without using the brass block based metal heatsink, corresponding to a temperature change as high as 28.3 °C and verifying that the metal heatsink is mandatory to achieve the efficient heat dissipation and long-term temperature stabilization for the 100-Gbps optical transceiver.
For the optical transceiver with and without brass block, the error bits after BTB transmissions were counted continuously within 18 min and 60 min, as respectively shown in Fig. 4 . According to the VCSEL spectra analyses, the wavelength shift and the temperature of transceiver can be stabilized after operation for 3 minutes. Therefore, the counted error bits for the optical transceiver with and without brass block after BTB transmissions were persistently monitored and compared within 18 minutes, as shown in Fig. 4(a) . For a single channel turned on without and with brass block in the optical transceiver circuit board, the bit error rates (BERs) were determined as 4.81 × 10 −13 and 2.59 × 10 −13 , respectively. When turning on all channels, the optical transceiver without brass block reveals a BER of 1.56 × 10 −12 , whereas the optical transceiver with brass block reduces its BER to 4.07 × 10 −13 . With the use of the embedded brass block based metal heatsink, all channels of the transceivers with brass block can operate below the BER criterion of 1 × 10 −12 to confirm the negligible influence of thermal crosstalk on the core temperature of transceivers in between. By lengthening the test duration up to 60 min, all channels without brass block remain almost fixed error bit count slope with a BER of 1.67 × 10 −12 after 60-min operation, as shown in Fig. 4(b) . With the assistance of the brass block, the error bit slope count only shows slightly rising trend after 35-min operation due to gradually exhausted heatsink capability of the brass block. Even though, the highest BER still maintains below 6.67 × 10 −13 after 60-min operation. In comparison with a single-channel case, the optical transceiver without or with brass block exhibits relatively low BER of 1.2 × 10 −12 and 4 × 10 −13 with same duration of operation. These results confirm our heatsink design with embedded brass block can rapidly and persistently stabilize the temperature of the transceiver to perform improved BER response.
In fact, the temperature of transceiver can be stabilized just after 3 minutes according to the VCSEL spectra measurements. The reason of the increased error bit counts after 30 minutes could be not only attributed to the heatsink capacity. During long-term test, the transceiver module was not set up on a vibration-free optical table. Besides, the bare transceiver module does not have outer housing and LC adapter, so the ribbon fiber cable could not be tightly plugged in the transceiver module without cable locking mechanism. In addition, the connector of the ribbon fiber was not tightly plugged into lens array. As testing time lengthens, the connector could be gradually sagged and the module could not always connect stably with the ribbon fiber cable. Owing to these reasons, the transmission light power could vibrate and the error bits could increase unexpectedly. Even though, the very low BER can still be obtained within one-hour operation.
Furthermore, the same thermoelectric separation structure is implemented to cool down and stabilize the PCB temperature on the driver IC part of the 400-Gbps CDFP transceiver, and the corresponding thermal image is shown in Fig. 5 to demonstrate a good thermal dissipation and stabilization with the aid of the brass block based metal heatsink. Note that the bottom PCB surface temperature of the 400-Gbps CDFP transceiver efficiently cools down to only 43 °C, as compared to a higher temperature of > 70 °C for the same 400-Gbps CDFP transceiver without thermoelectric separation design.
After thermal cooling temperature stabilization with the brass block, the single-channel transmission performance of the 400-Gbps CDFP transmitter is characterized, as shown in Fig. 6(a) . As a result, the Fig. 6(b) shows the measured optical eye-diagram of the received 25-Gbps PRBS data with corresponding eye pattern mask, which exhibits an signal-to-noise ratio (SNR) of 8.3-dB, a rising/falling time of 15.2/18.9 ps, a peak-to-peak timing jitter of 12.8 ps, an extinction ratio (ER) of 4.8-B, and a mask margin of 25.6%. Moreover, the experimental setup for testing the single-channel receiver performance is shown in Fig. 7(a) . Due to an optimized wire bonding configuration, the RF performance in this design is similar to the original without brass block design. During operation, the CDR function on channel of the CDFP transceiver always turns on, which helps to obtain a clear eye-diagram with an SNR of 9-dB, a rising/falling time of 17.8/17.4 ps and a peak-to-peak timing jitter of 13.2 ps, as shown in Fig. 7(b) . When bypassing the CDR functionality, the eye-diagram blurs with a decreased SNR of 5.2-dB, a lengthened rising/falling time of 19.8/28.5 ps, and an enlarged peak-to-peak timing jitter of 30.4 ps. To lengthen the transmission distance for intra-data center application, the BER responses of the heat dissipated 400-Gbps CDFP transceiver after propagating along OM4 MMF with different distances are shown in Fig. 8(a) . To meet the data communication required BER of 10 −9 , a receiving power sensitivity of − 6.4-dBm is obtained for the BTB case. After OM4 MMF transmission with distance lengthening from 50 to 100-m, the receiving power sensitivities are slightly increased from − 5.1 to − 3.8-dBm with corresponding power penalty enlarged from 1.2 to 2.6-dB, when comparing with the BTB case. At a receiving power of − 3-dBm, a BER of 3.7 × 10 −12
is observed for the 100-m-long OM4 MMF case. Furthermore, the Fig. 8(b) compares to the bathtub curves of the temperature-stabilized 400-Gbps CDFP transceiver after BTB and 100-m OM4 MMF transmissions. Note that the similar jitter tolerances of 0.5 U.I. are observed for both cases, indicating that the brass block based metal heatsink essentially guarantees the transmission performance of the 400-Gbps CDFP optical transceiver. Comparing with an original without brass block design, this module maintains a better transmission performance after a continuous one hour operation. Since the 400-Gbps CDFP optical transceiver has 16 channels totally, all channels are simultaneously turned on for optical crosstalk analysis, as shown in Fig. 8(c) . In comparison with the single-channel case, a power penalty of only 0.48-dB is observed at BER of 10 −9 to guarantee the nearly identical transmission performance for 16 channels of the 400-Gbps CDFP transceiver with its PCB hollowing out and filling up the brass block based metal heatsink.
Discussion
A new scheme of thermoelectrically separated PCB to fill up a brass block with superior heat dissipation ability to maintain the temperature stability of an uncooled 400-Gbps (16× 25-Gbps) CDFP optical transceiver module has been successfully demonstrated. With the aid of proposed brass block based metal heatsink, the 100-and 400-Gbps optical transceivers were able to stabilize their temperatures at < 35.7 °C and < 43 °C for one-hour testing, respectively. The module temperatures of the 100-and 400-Gbps transceivers were significantly lower than that at < 60.1 °C and > 70 °C for the cases without the brass block based metal heatsink, respectively. During one-hour testing, the central wavelength red-shifted by 0.4-nm with respect to the temperature increment of 6.7 °C was observed for the optical transceiver with the brass block assisted cooler module. Such a red-shift was far smaller than that observed in conventional PCB board without cooling caused by the temperature drift of up to 28.3 °C. For single-channel 25-Gbps PRBS data transmission, the 400-Gbps CDFP transceiver exhibited a clear eye diagram with mask margin > 25%, corresponding to an SNR of 8.3-dB and a peak-to-peak timing jitter of 12.8 ps. The BTB transmission with receiving power sensitivity of − 6.4 is obtained. After 100-m OM4 MMF transmission, the 400-Gbps CDFP transceiver module exhibited a power budget of ≧ 3-dB, a link loss of ≦ 0.63-dB, a mask margin of 20%, and a receiver BER of < 10 −12 with maintained stability more than one hour. Furthermore, the similar jitter tolerances of 0.5 U.I. were observed for BTB and 100-m OM4 MMF cases. When turning on the 16 optical channels simultaneously, the optical crosstalk penalty was only 0.48-dB. These results indicated that the brass metal core heatsink can essentially stabilize the temperature drift to improve the transmission performance of the 400-Gbps CDFP optical transceiver. Apparently, the brass block based heat dissipation core with excellent temperature cooling and stabilizing abilities essentially enabled the proposed 400-Gbps optical transceiver module for low-cost and high-performance data center applications. The unique design of the brass metal core embedded within PCB to provide superior heat dissipation was effectively cools down the lens-coupled VCSEL/PD array as well as driver circuits to benefit from advantages of low-power consumption and cost-effectiveness of optical components with a highly efficient design on thermal management.
Methods
Design and measurement of 400-Gbps CDFP optical transceiver. For packaging the standard 400-Gbps CDFP optical transceiver module, the 16 channels of the VCSEL/PD package with lens array and CDR IC driver were hybrid integrated on the PCB. The 45° lensed fiber array was used for effectively coupling the VCSEL output to the PD through fiber ribbon. In transmitting part, the CDFP transceiver consists of high performance 25-Gbps VCSELs and driver ICs, and a MCU controls the driving circuit to provide bias and modulating currents for directly encoding the VCSEL. The receiving part mainly consists of high bandwidth 25-Gbps photodiodes and receiver ICs. The receiver IC is a multi-functional device which combines the electrical ransimpedance amplifier (TIA), limiting amplifier (LA) and CDR module together. Such a design can reduce timing jitter and noise effectively. To deal with the thermal dissipation of the 400-Gbps CDFP transceiver, the PCB under the driver IC is excavated to fill up a brass block, and the thermal image is experimentally monitored by using a high-resolution thermographic 2-D mapper (InfraTec, VarioCAM ® HDx head).
To measure the transmission performance of the 400-Gbps CDFP transceiver, a power supply provides 3.3-V DC voltage for the driver IC to start up the transmission of the VCSEL/PD in the 400-Gbps CDFP transceiver. The positive and negative 25-Gbps PRBS data with a pattern length of 2 23 − 1 generated from a commercial pattern generator (PPG, Anritsu MT1810A) was used to differentially encode the VCSEL transmitter. After BTB transmission with a multi-fiber push (MPO) onto ferrule connector (FC) 12-channel fan-out fiber, the optical 25-Gbps data was received and analyzed by the optical module of a digital sampling oscilloscope (DSO, Keysight 86105D). Moreover, for testing the single-channel receiver performance, a standard 100-Gbps (25 × 4-channel) transmitter is employed to deliver an optical 25-Gbps PRBS data. By using a pair of MPO to FC 12-channel fan-out fibers, the optical data was received by the receiving part of the 400-Gbps CDFP optical transceiver. Then, the received data after amplification with the cascaded TIA and LA module was sent into the CDR module and finally analyzed by the electrical module of the DSO.
